Effect on the power supply voltage due to propagation delay and noise margin of CMOS circuit

Q.  What is the effect on the power supply voltage due to substantial reduction in the duration of propagation delay and noise margin  of CMOS circuit?
- Published on 16 Oct 15

a. Power supply voltage increases
b. Power supply voltage decreases
c. Power supply voltage remains stable
d. None of the above

ANSWER: Power supply voltage increases

Related Content

➨ Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)
▲