PIC 16C61 - Necessity of 2-cycles delay for external c/k synchronization in Timer'0'

Q.  How much delay is required to synchronize the external clock at TOCKI in Timer '0' of PIC 16C61?
- Published on 16 Nov 15

a. 2-cycles
b. 4-cycles
c. 6-cycles
d. 8-cycles

ANSWER: 2-cycles

Related Content

➨ Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)
▲