Register transfer level description
Q. Register transfer level description specifies all of the registers in a design & ______ logic between them.- Published on 25 Nov 15a. Sequential
b. Combinational
c. Both a and b
d. None of the above
ANSWER: Combinational