Prepare
Practice
Interview
Aptitude
Reasoning
English
GD
Placement papers
HR
Current affairs
Engineering
MCA
MBA
Online test
Login
VHDL - Use of signal objects
Home
>>
Category
>>
Electronic Engineering (MCQ) questions & answers
>>
VLSI Design & Technology
Q. In VHDL, which object/s is/are used to connect entities together for the model formation?
- Published on 25 Nov 15
a.
Constant
b.
Variable
c.
Signal
d.
All of the above
ANSWER: Signal
Related Content
Electronic Devices & Circuits (
93
)
Electronics Product Design (
119
)
Digital Electronics (
108
)
Antenna & Wave Propagation (
100
)
Electromagnetics & Transmission Lines (
88
)
Network Theory (
109
)
Control Systems (
120
)
Analog Communication (
197
)
Basic Electronics Engineering (
331
)
Computer Network (
112
)
Digital Communication (
124
)
Microcontrollers and Applications (
270
)
Mobile Communication (
156
)
Telecommunication and Switching Systems (
60
)
Integrated Circuits (
70
)
Information Theory and Coding Techniques (
70
)
Optical Fiber Communication (
100
)
Embedded Processors (
60
)
VLSI Design & Technology (
100
)
Digital Signal Processing (
120
)
Signals & Systems (
73
)
➨
Post your comment / Share knowledge
Required!
Required!
Invalid Email Id!
Required!
Enter the code shown above:
Please enter the code shown above
(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)
MCQs
English
Tutorials
Download
▲
