What is post-layout simulation?

Q.  Which among the following is/are taken into account for post-layout simulation?
- Published on 25 Nov 15

a. Interconnect delays
b. Propagation delays
c. Logic cells
d. All of the above

ANSWER: All of the above

Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)