VLSI Design & Technology - Electronic Engineering (MCQ) questions & answers

Dear Readers, Welcome to VLSI Design & Technology multiple choice questions and answers with explanation. These objective type VLSI Design & Technology questions are very important for campus placement test, semester exams, job interviews and competitive exams like GATE, IES, PSU, NET/SET/JRF, UPSC and diploma.

Specially developed for the Electronic Engineering freshers and professionals, these model questions are asked in the online technical test and interview of many companies.

These tutorial are also important for your viva in university exams like Anna university, Pune, VTU, UPTU, CUSAT etc.

1)   Basically, an observability of an internal circuit node is a degree to which one can observe that node at the _______ of an integrated circuit.
- Published on 25 Nov 15

a. Inputs
b. Outputs
c. Both a and b
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Outputs

Explanation:
No explanation is available for this question!


2)   High observability indicates that ________number of cycles are required to measure the output node value.
- Published on 25 Nov 15

a. More
b. Equal
c. Less
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Less

Explanation:
No explanation is available for this question!


3)   Due to the limitations of the testers, the functional test is usually performed at speed _______the target speed.
- Published on 25 Nov 15

a. Lower than
b. Equal to
c. Greater than
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Lower than

Explanation:
No explanation is available for this question!


4)   Which among the following is/are responsible for the occurrence of 'Delay Faults'?
- Published on 25 Nov 15

a. Variations in circuit delays & clock skews
b. Improper estimation of on-chip interconnect & routing delays
c. Aging effects & opens in metal lines connecting parallel transistors
d. All of the above
Answer  Explanation  Related Ques

ANSWER: All of the above

Explanation:
No explanation is available for this question!


5)   Which among the following serves as an input stage to most of the op-amps due to its compatibility with IC technology?
- Published on 25 Nov 15

a. Differential amplifier
b. Cascode amplifier
c. Operational transconductance amplifiers (OTAs)
d. Voltage operational amplifier
Answer  Explanation  Related Ques

ANSWER: Differential amplifier

Explanation:
No explanation is available for this question!


6)   PSSR can be defined as the product of the ratio of change in supply voltage to change in output voltage of op-amp caused by the change in power supply & _______ of op-amp.
- Published on 25 Nov 15

a. Open-loop gain
b. Closed-loop gain
c. Both a and b
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Open-loop gain

Explanation:
No explanation is available for this question!


7)   According to the principle of current mirror, if gate-source potentials of two identical MOS transistors are equal, then the channel currents should be _______
- Published on 25 Nov 15

a. Equal
b. Different
c. Both a and b
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Equal

Explanation:
No explanation is available for this question!


8)   In two-stage op-amp, what is the purpose of compensation circuitry?
- Published on 25 Nov 15

a. To provide high gain
b. To lower output resistance & maintain large signal swing
c. To establish proper operating point for each transistor in its quiescent state
d. To achieve stable closed-loop performance
Answer  Explanation  Related Ques

ANSWER: To achieve stable closed-loop performance

Explanation:
No explanation is available for this question!


9)   In accordance to the scaling technology, the total delay of the logic circuit depends on ______
- Published on 25 Nov 15

a. The capacitor to be charged
b. The voltage through which capacitance must be charged
c. Available current
d. All of the above
Answer  Explanation  Related Ques

ANSWER: All of the above

Explanation:
No explanation is available for this question!


10)   In CMOS circuits, which type of power dissipation occurs due to switching of transient current and charging & discharging of load capacitance?
- Published on 25 Nov 15

a. Static dissipation
b. Dynamic dissipation
c. Both a and b
d. None of the above
Answer  Explanation  Related Ques

ANSWER: Dynamic dissipation

Explanation:
No explanation is available for this question!


1 2 3 4 5 6 7 8 9 10