Gated D- latch generates from D-flipflop due to addition of an inverter
Q. Which circuit is generated from D-flipflop due to addition of an inverter by causing reduction in the number of inputs?- Published on 19 Oct 15a. Gated JK- latch
b. Gated SR- latch
c. Gated T- latch
d. Gated D- latch
ANSWER: Gated D- latch