Gated D- latch generates from D-flipflop due to addition of an inverter

Q.  Which circuit is generated from D-flipflop due to addition of an inverter by causing reduction in the number of inputs?
- Published on 19 Oct 15

a. Gated JK- latch
b. Gated SR- latch
c. Gated T- latch
d. Gated D- latch

ANSWER: Gated D- latch
 

    Discussion

  • Fel Adrien   -Posted on 25 Jul 20
    Thanks for the support.
    It is much insteresting

Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)